Asynchronous or clockless design is currently poised to play a critical enabling role in microelectronic systems. Synchronous designers are increasingly contending with severe challenges: high-speed clock distribution, high power consumption, integrating multiple cores operating at different rates, and managing manufacturing and runtime variability. Asynchronous design abandons global clocking in favor of local handshake communication, thereby providing the potential for enhanced scalability and modularity, reduced switching activity, and graceful accommodation of delay variation. In the digital domain, a number of recent systems-on-chip (SoCs), composed of multiple cores, have already broken with the single-clock paradigm: Each chip typically contains several distinct clock domains, and the overall integration is asynchronous (i.e., elastic) in nature. In the realm of emerging technologies, even more extreme timing irregularities have been observed such that centralized clocking appears to be unrealistic. Hence, an asynchronous approach is likely to play a fundamental role in making these technologies feasible for assembling large-scale systems.
14:2 M. Singh and S. M. Nowick (GALS) approach, in which the individual cores are clocked islands surrounded by a sea of asynchronous connectivity. The second article, "Microarchitectural Transformations Using Elasticity" by Marc Galceran-Oms et al., focuses on synchronous elastic design, a class of systems that exploit some of the benefits of asynchronous handshaking but discretized to work directly in clocked systems. The key result of this work is that, by relaxing the rigid cycle accuracy constraints of traditional synchronous design, these systems are able to offer more optimal area-performance tradeoffs and thereby obtain some of the benefits of both asynchronous and synchronous worlds.
The final two articles focus on core foundations of purely asynchronous design. In "Energy-Efficient Pipeline Templates for High-Performance Asynchronous Circuits," Basit Riaz Sheikh et al. improve the energy efficiency of asynchronous pipeline circuits, the basic building blocks of large-scale high-performance systems. Due to the slowing down of supply voltage scaling, future increases in transistor density will be severely constrained by power consumption. In this work, the authors introduce two new families of high-speed pipeline circuits that are energy-efficient, yet fast and highly robust. The last article, "Relativistic Causality and Clockless Circuits" by Philippe Matherat et al., proposes a novel approach to reasoning about time, ordering and causality in asynchronous systems, inspired by the theory of relativity. The authors point out an interesting parallel between Einstein's postulate that time cannot be simultaneous over all space and the practical difficulties in distributing clock signals with low skew over large-scale designs.
We hope that this issue will give readers an opportunity to learn more about recent advances in the field of asynchronous design and especially how the use of asynchrony is becoming critical to meeting the emerging challenges in system design. We also hope the readers will find this issue insightful and thought-provoking.
